Abstract-Noise analysis of a widely used switched capacitor unity gain sampler is presented, which in detail shows that the circuit structure can not only get rid of the offset voltage induced by the OTA involved, but also has the ability of suppressing 1/f noise with operation timing of the sampling capacitor, functioning as correlated double sampling in fact, however paying the price of increasing thermal noise. The noise analysis method starts from establishing noise model for the sampler in each individual clock phase. Then based on the characteristic of charge transferring by capacitors and theory of random process, the output noise power contributed by each noise source is derived, the key point of which is that how to determine whether the process of some noise source in some phase transferring to the output node is effected by filtering. At last optimization design for the capacitor elements, which determine the whole noise power, is conducted.
INTRODUCTION
Switched capacitor(SC) circuits are typical mixed signal CMOS integrated circuits. Due to the advantage of precision, they are more and more widely used to implement signal processing functions. Unity gain(UG) sampler is one of the most essential constituent elements of SC circuits. The simplest structure of UG sampler is a switch and a sampling capacitor connected with a UG buffer, whose performance is degraded by the channel charge injection at the shutdown moment of the switch MOSFETs. To eliminate those unwanted charge injection, a type of SC UG sampler with elaborate designed switch timing is introduced [1] [2] . Although it has better static performance, the temporal noise is inevitably increased by the extra two switches and timing operation [3] [4] .
This paper presents noise analysis and optimization for the UG sampler. The operation principle of which is introduced in Section II where the process of its offset canceling is described in detail. Section III gives the noise analysis and optimization of the circuit. At first noise model for the sampler in each individual clock phase is established according to timing operation of the circuit. Then based on the characteristic of charge transferring by capacitors and theory of random process, the output noise power is derived, from which it is seen clearly that the circuit structure has the ability of suppressing 1/f noise through the operation of the sampling capacitor, functioning as correlated double sampling, nevertheless in the price of increasing thermal noise. Optimization design for the capacitor elements, which determine the whole noise power, is conducted afterwards. The conclusion is provided in Section IV in the end. Fig.1 shows the structure and timing diagram of the UG sampler. There are two phases in the operation of the sampler, sampling phase starting at 't1' ending at 't3' and amplifying phase starting at 't4' [5] . When 't1' comes, S1 and S2 are turned on, so the input signal At the beginning point of sampling phase, 't1', the noise voltage across C H , starts to generate, for 1 
II. CIRCUIT STRUCTURE
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can be expressed as: Starting from 't4', the amplifying phase begins. The noise model becomes the one shown in fig.2(b) . The output noise ( ) out v t can be computed by: 
According to the equations given above, firstly let's discuss 1/f noise that comprises 
If T is sufficiently small, which in many cases stands still, the 1/f noise part, which can be calculated by The thermal noise of the OTA and the switch are generated by thermal movement of the MOSFETs involved [6] . With regard to switches, MOSFETs in linear region produce thermal noise similar to resistance, which is given by:
With regard to the OTA that is delicately designed to minimize its reference input noise [7] - [9] , the PSD of its thermal noise is given by:
The output noise that different noise sources contribute can be expressed below:
In the majority of application cases, 1 m ON g R 1 , therefore the noise power dedicated by each noise source computed based on the above five equations can be simplified to expressions that are listed in Table I:   TABLE I.   CONTRIBUTION OF NOISE SOURCES   2 , We can see that S3 contributes nearly zero compared with the other noise sources. The part that S1 and S2 contribute is almost the same, which is increasing functions 
IV. CONCLUSION
This paper proposed a noise analysis and optimization method for a UG sampler that has the ability of not only canceling the offset voltage of the OTA involved but also suppressing its 1/f noise. The noise analysis method starts from establishing noise model for the UG sampler in each individual clock phase. Then the output noise power contributed by each noise source is derived, with which the optimization design for the capacitor elements, which determine the whole noise power, is conducted finally.
